

# Semiconductor Packaging

*Materials*

*Interaction*

*and*

*Reliability*

Andrea Chen

Randy Hsiao-Yu Lo



CRC Press  
Taylor & Francis Group

# Semiconductor Packaging

---

*Materials*

*Interaction*

*and*

*Reliability*



# Semiconductor Packaging

---

## *Materials Interaction and Reliability*

Andrea Chen  
Randy Hsiao-Yu Lo



CRC Press  
Taylor & Francis Group  
Boca Raton London New York

---

CRC Press is an imprint of the  
Taylor & Francis Group, an **informa** business

CRC Press  
Taylor & Francis Group  
6000 Broken Sound Parkway NW, Suite 300  
Boca Raton, FL 33487-2742

© 2012 by Taylor & Francis Group, LLC  
CRC Press is an imprint of Taylor & Francis Group, an Informa business

No claim to original U.S. Government works  
Version Date: 20110819

International Standard Book Number-13: 978-1-4398-6207-0 (eBook - PDF)

This book contains information obtained from authentic and highly regarded sources. Reasonable efforts have been made to publish reliable data and information, but the author and publisher cannot assume responsibility for the validity of all materials or the consequences of their use. The authors and publishers have attempted to trace the copyright holders of all material reproduced in this publication and apologize to copyright holders if permission to publish in this form has not been obtained. If any copyright material has not been acknowledged please write and let us know so we may rectify in any future reprint.

Except as permitted under U.S. Copyright Law, no part of this book may be reprinted, reproduced, transmitted, or utilized in any form by any electronic, mechanical, or other means, now known or hereafter invented, including photocopying, microfilming, and recording, or in any information storage or retrieval system, without written permission from the publishers.

For permission to photocopy or use material electronically from this work, please access [www.copyright.com](http://www.copyright.com) (<http://www.copyright.com/>) or contact the Copyright Clearance Center, Inc. (CCC), 222 Rosewood Drive, Danvers, MA 01923, 978-750-8400. CCC is a not-for-profit organization that provides licenses and registration for a variety of users. For organizations that have been granted a photocopy license by the CCC, a separate system of payment has been arranged.

**Trademark Notice:** Product or corporate names may be trademarks or registered trademarks, and are used only for identification and explanation without intent to infringe.

Visit the Taylor & Francis Web site at  
<http://www.taylorandfrancis.com>

and the CRC Press Web site at  
<http://www.crcpress.com>

---

# *Contents*

Preface.....	xiii
Authors.....	xv
Partial list of abbreviations, acronyms, and symbols .....	xvii

## **Section I: Semiconductor packages**

<b>Chapter 1 History and background .....</b>	<b>3</b>
1.1 Objectives.....	3
1.2 Introduction.....	3
1.3 Brief history .....	4
1.3.1 Hermetic packaging .....	4
1.3.2 Plastic packaging .....	4
1.4 Wire bonding process flow .....	5
1.5 Flip-chip process flow comparison.....	5
1.6 Equipment.....	6
1.7 Material interactions .....	6
Bibliography .....	9

<b>Chapter 2 Package form factors and families .....</b>	<b>11</b>
2.1 Objectives.....	11
2.2 Introduction.....	11
2.3 Package outline standardization .....	11
2.4 Leaded package families .....	12
2.4.1 Dual lead package family .....	12
2.5 Quad lead package family.....	13
2.6 Substrate-based package families .....	13
2.6.1 Ball grid array package family .....	14
2.7 Chip scale packages.....	15
2.7.1 Substrate-based chip scale packages .....	16
2.7.2 Quad flat no lead.....	16
2.8 Stacked-die package family .....	17
2.9 Package-on-package and related variations .....	17

2.10	Flip-chip packages.....	18
2.11	Wafer-level chip scale packages .....	18
	Bibliography.....	20
	<b>Chapter 3 Surface-mount technology.....</b>	<b>23</b>
3.1	Objectives.....	23
3.2	Introduction.....	23
3.3	Background .....	24
3.4	Package cracking or “popcorning” .....	27
3.5	Surface-mount packages: peripheral leads versus area array .....	27
3.6	Issues with advanced packaging.....	29
3.7	Current and future trends.....	30
3.7.1	Lead-free and halogen-free packaging.....	30
	Bibliography.....	31
	<b>Chapter 4 Other packaging needs.....</b>	<b>33</b>
4.1	Objectives.....	33
4.2	Introduction.....	33
4.3	Tape automated bonding.....	33
4.4	Micro electro-mechanical systems (MEMS) .....	34
4.5	Image sensor modules .....	35
4.6	Memory cards .....	35
4.7	Packaging needs for solar technology .....	40
	Bibliography.....	41

## Section II: Package reliability

	<b>Chapter 5 Reliability testing .....</b>	<b>45</b>
5.1	Introduction.....	45
5.2	Background .....	46
5.3	Examples of reliability tests .....	46
5.3.1	Preconditioning conditions .....	48
5.3.1.1	Package failure mode: package crack or popcorning.....	48
5.3.2	Temperature cycling and thermal shock .....	48
5.3.2.1	Package failure modes from temperature cycling and thermal shock .....	54
5.3.2.2	Package failure mode: delamination.....	54
5.3.3	High-temperature storage life .....	55
5.3.3.1	Package failure mode: intermetallics .....	55
5.3.4	Temperature-humidity-bias tests .....	55
5.3.4.1	Package failure mode: corrosion.....	55
5.4	Limitations of reliability testing .....	56
	Bibliography.....	57

**Section III: Materials used in semiconductor packaging**

<b>Chapter 6 Polymers .....</b>	<b>61</b>
6.1 Molding compounds .....	61
6.1.1 Objectives.....	61
6.1.2 Introduction.....	61
6.1.3 Background .....	61
6.1.4 Newer formulations .....	64
6.1.4.1 Biphenyl.....	64
6.1.4.2 Multifunctional .....	65
6.1.4.3 Aromatic resins .....	65
6.1.5 Technology challenges.....	66
6.1.5.1 Moldability.....	66
6.1.5.2 Glass transition temperature.....	67
6.1.5.3 Flexural modulus.....	67
6.1.5.4 Coefficient of thermal expansion.....	68
6.1.5.5 Stress index .....	68
6.1.6 Failure modes associated with molding compounds .....	69
6.1.6.1 Package cracking during solder reflow .....	69
6.1.6.2 Substrate postmold warpage.....	71
6.1.7 Future developments .....	72
6.1.7.1 "Green" molding compounds and changes to flame retardant additives .....	72
6.1.7.2 Molded underfill.....	74
6.1.7.3 High-density packaging .....	74
6.1.7.4 Compatibility with copper wire bonding .....	75
6.2 Die attach adhesives.....	75
6.2.1 Objectives.....	75
6.2.2 Introduction.....	76
6.2.3 Background .....	76
6.2.4 Materials composition.....	78
6.2.4.1 Liquid epoxy resin.....	78
6.2.4.2 Silver flakes and other filler materials.....	78
6.2.4.3 Reactive epoxy diluents and solvents .....	78
6.2.4.4 Catalysts and hardeners .....	78
6.2.4.5 Other additives.....	78
6.2.5 Materials analysis .....	79
6.2.5.1 Glass transition temperature.....	79
6.2.5.2 Coefficient of thermal expansion.....	79
6.2.5.3 Thixotropic index.....	79
6.2.5.4 Ionic purity .....	80
6.2.6 Reliability and performance .....	81
6.2.6.1 Outgassing .....	81
6.2.6.2 Resin bleed.....	81

6.2.7	Future developments .....	82
6.2.7.1	Three-dimensional (3D) packaging.....	82
6.2.7.2	Lead-free and restriction of hazardous substances (RoHS).....	83
6.2.7.3	Compatibility with copper wire bonding .....	83
6.2.7.4	Other developments .....	84
6.3	Underfill materials.....	84
6.3.1	Objectives.....	84
6.3.2	Introduction.....	84
6.3.3	What is underfill? .....	84
6.3.4	The purpose of underfill.....	84
6.3.5	The (standard) underfill process .....	85
6.3.6	Underfill properties.....	86
6.3.6.1	Glass transition temperature.....	87
6.3.6.2	Coefficient of thermal expansion.....	87
6.3.7	Alternate underfill processes.....	87
6.3.7.1	"No-flow" underfill .....	87
6.3.7.2	Reworkable underfill.....	88
6.3.7.3	Preapplied underfill .....	88
6.3.7.4	Molded underfill .....	89
6.3.8	Areas of research and development .....	90
6.3.8.1	Maintaining capillary flow as features sizes shrink.....	90
6.3.8.2	Compatibility with lead-free bump process steps, including for copper pillar bumps .....	90
6.3.9	Failure modes .....	90
6.4	Organic substrates .....	91
6.4.1	Objectives.....	91
6.4.2	Introduction.....	91
6.4.3	Background .....	91
6.4.4	Ball grid arrays and chip scale packages .....	92
6.4.4.1	Microvias and high-density interconnect technology.....	93
6.4.5	Future developments .....	94
	Bibliography .....	97
	<b>Chapter 7 Metals.....</b>	<b>101</b>
7.1	Lead frames, heat spreaders, and heat sinks .....	101
7.1.1	Objectives.....	101
7.1.2	Introduction.....	101
7.1.3	Lead frames .....	101
7.1.4	Metals commonly used in lead frames and other components.....	102
7.1.4.1	Copper .....	102

7.1.4.2	Alloy42.....	103
7.1.4.3	Aluminum .....	104
7.1.5	Heat slugs, heat spreaders, and heat sinks.....	104
7.1.5.1	Heat slugs or spreaders.....	104
7.1.5.2	Heat sinks.....	106
7.1.6	Plating finishes.....	107
7.2	Bonding wires .....	107
7.2.1	Objectives.....	107
7.2.2	Introduction.....	107
7.2.3	Bonding wires .....	108
7.2.3.1	Gold.....	108
7.2.3.2	Copper .....	108
7.2.3.3	Aluminum .....	110
7.2.3.4	Other .....	110
7.2.4	Kirkendall effect .....	111
7.2.4.1	Gold-aluminum intermetallics and Kirkendall effect.....	111
7.2.4.2	Kirkendall effect for copper wire bonding on aluminum bond pads .....	112
7.2.5	Heat-affected zone phenomenon in bonding wire.....	112
7.2.5.1	How is the heat-affected zone created? .....	113
7.2.5.2	Effect of heat-affected zone on loop height.....	113
7.2.6	Other reliability issues.....	113
7.2.6.1	Copper wire bonding and corrosion.....	113
7.2.7	Materials analysis .....	114
7.2.7.1	Visual inspection .....	115
7.2.7.2	Bond etching.....	115
7.2.7.3	Bond pull.....	115
7.2.7.4	Ball shear tests.....	115
7.2.8	Recent developments.....	115
7.2.8.1	Copper wire bonding on nickel-palladium electroless plated bond pads .....	116
7.3	Solders .....	116
7.3.1	Objectives.....	116
7.3.2	Introduction.....	117
7.3.3	Types of solders.....	117
7.3.3.1	Lead-based .....	117
7.3.3.2	Lead-free .....	118
7.3.3.3	Gold-based .....	120
7.4	Wafer bumping .....	121
7.4.1	Objectives.....	121
7.4.2	Introduction.....	121
7.4.3	Bump metallurgies .....	122
7.4.3.1	“C4” .....	123