


Second Edition

The Art of

ANALOG LAYOUT



Alan Hastings

g KHTG

The Art of ANALOG LAYOUT
Second Edition

Library of Congress Cataloging-in-Publication Data

On file

Vice President and Editorial Director, ECS: *Marcia Horton*

Associate Editor: *Alice Dworkin*

Editorial Assistant: *Richard Virginia*

Executive Managing Editor: *Vince O'Brien*

Managing Editor: *David A. George*

Production Editor: *Daniel Sandin*

Art Director: *Jayne Conte*

Cover Design: *Bruce Kenselaar*

Art Editor: *Greg Dulles*

Manufacturing Buyer: *Lisa McDowell*

Senior Marketing Manager: *Holly Stark*



© 2006, 2001 Pearson Education, Inc.

Pearson Prentice Hall

Pearson Education, Inc.

Upper Saddle River, New Jersey 07458

All rights reserved. No part of this book may be reproduced, in any form or by any means, without permission in writing from the publisher.

Pearson Prentice Hall™ is a trademark of Pearson Education, Inc.

The author and publisher of this book have used their best efforts in preparing this book. These efforts include the development, research, and testing of the theories and programs to determine their effectiveness. The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this book. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising out of, the furnishing, performance, or use of these programs.

Printed in the United States of America

10 9 8 7 6 5 4 3

ISBN 0-13-146410-8

Pearson Education Ltd., London

Pearson Education Australia Pty. Ltd., Sydney

Pearson Education Singapore, Pte. Ltd.

Pearson Education North Asia Ltd., Hong Kong

Pearson Education Canada Inc., Toronto

Pearson Educación de Mexico, S.A. de C.V.

Pearson Education—Japan, Tokyo

Pearson Education Malaysia, Pte. Ltd.

Pearson Education, Inc., Upper Saddle River, New Jersey

Contents

Preface to the Second Edition xvii

Preface to the First Edition xix

Acknowledgments xxi

Device Physics 1

- 1.1 Semiconductors 1
 - 1.1.1. Generation and Recombination 4
 - 1.1.2. Extrinsic Semiconductors 6
 - 1.1.3. Diffusion and Drift 9
- 1.2 PN Junctions 11
 - 1.2.1. Depletion Regions 11
 - 1.2.2. PN Diodes 13
 - 1.2.3. Schottky Diodes 16
 - 1.2.4. Zener Diodes 18
 - 1.2.5. Ohmic Contacts 19
- 1.3 Bipolar Junction Transistors 21
 - 1.3.1. Beta 23
 - 1.3.2. I-V Characteristics 24
- 1.4 MOS Transistors 25
 - 1.4.1. Threshold Voltage 27
 - 1.4.2. I-V Characteristics 29
- 1.5 JFET Transistors 32
- 1.6 Summary 34
- 1.7 Exercises 35

Semiconductor Fabrication 37

- 2.1 Silicon Manufacture 37
 - 2.1.1. Crystal Growth 38
 - 2.1.2. Wafer Manufacturing 39
 - 2.1.3. The Crystal Structure of Silicon 39
- 2.2 Photolithography 41
 - 2.2.1. Photoresists 41
 - 2.2.2. Photomasks and Reticles 42
 - 2.2.3. Patterning 43
- 2.3 Oxide Growth and Removal 43
 - 2.3.1. Oxide Growth and Deposition 44
 - 2.3.2. Oxide Removal 45
 - 2.3.3. Other Effects of Oxide Growth and Removal 47
 - 2.3.4. Local Oxidation of Silicon (LOCOS) 49
- 2.4 Diffusion and Ion Implantation 50
 - 2.4.1. Diffusion 51
 - 2.4.2. Other Effects of Diffusion 53
 - 2.4.3. Ion Implantation 55

2.5	Silicon Deposition and Etching	57
2.5.1.	Epitaxy	57
2.5.2.	Polysilicon Deposition	59
2.5.3.	Dielectric Isolation	60
2.6	Metallization	62
2.6.1.	Deposition and Removal of Aluminum	63
2.6.2.	Refractory Barrier Metal	65
2.6.3.	Silicidation	67
2.6.4.	Interlevel Oxide, Interlevel Nitride, and Protective Overcoat	69
2.6.5.	Copper Metallization	71
2.7	Assembly	73
2.7.1.	Mount and Bond	74
2.7.2.	Packaging	77
2.8	Summary	78
2.9	Exercises	78

3 Representative Processes 80

3.1	Standard Bipolar	81
3.1.1.	Essential Features	81
3.1.2.	Fabrication Sequence	82
	<i>Starting Material</i>	82
	<i>N-Buried Layer</i>	82
	<i>Epitaxial Growth</i>	83
	<i>Isolation Diffusion</i>	83
	<i>Deep-N+</i>	83
	<i>Base Implant</i>	84
	<i>Emitter Diffusion</i>	84
	<i>Contact</i>	85
	<i>Metallization</i>	85
	<i>Protective Overcoat</i>	86
3.1.3.	Available Devices	86
	<i>NPN Transistors</i>	86
	<i>PNP Transistors</i>	88
	<i>Resistors</i>	90
	<i>Capacitors</i>	92
3.1.4.	Process Extensions	93
	<i>Up-Down Isolation</i>	93
	<i>Double-Level Metal</i>	94
	<i>Schottky Diodes</i>	94
	<i>High-Sheet Resistors</i>	94
	<i>Super-Beta Transistors</i>	96
3.2	Polysilicon-Gate CMOS	96
3.2.1.	Essential Features	97
3.2.2.	Fabrication Sequence	98
	<i>Starting Material</i>	98
	<i>Epitaxial Growth</i>	98
	<i>N-Well Diffusion</i>	98
	<i>Inverse Moat</i>	99
	<i>Channel Stop Implants</i>	100
	<i>LOCOS Processing and Dummy Gate Oxidation</i>	100
	<i>Threshold Adjust</i>	101

	<i>Polysilicon Deposition and Patterning</i>	102
	<i>Source/Drain Implants</i>	102
	<i>Contacts</i>	103
	<i>Metallization</i>	103
	<i>Protective Overcoat</i>	103
3.2.3.	Available Devices	104
	<i>NMOS Transistors</i>	104
	<i>PMOS Transistors</i>	106
	<i>Substrate PNP Transistors</i>	107
	<i>Resistors</i>	107
	<i>Capacitors</i>	109
3.2.4.	Process Extensions	109
	<i>Double-Level Metal</i>	110
	<i>Shallow Trench Isolation</i>	110
	<i>Silicidation</i>	111
	<i>Lightly Doped Drain (LDD) Transistors</i>	112
	<i>Extended-Drain, High-Voltage Transistors</i>	113
3.3	Analog BiCMOS	114
3.3.1.	Essential Features	115
3.3.2.	Fabrication Sequence	116
	<i>Starting Material</i>	116
	<i>N-Buried Layer</i>	116
	<i>Epitaxial Growth</i>	117
	<i>N-Well Diffusion and Deep-N+</i>	117
	<i>Base Implant</i>	118
	<i>Inverse Moat</i>	118
	<i>Channel Stop Implants</i>	119
	<i>LOCOS Processing and Dummy Gate Oxidation</i>	119
	<i>Threshold Adjust</i>	119
	<i>Polysilicon Deposition and Pattern</i>	120
	<i>Source/Drain Implants</i>	120
	<i>Metallization and Protective Overcoat</i>	120
	<i>Process Comparison</i>	121
3.3.3.	Available Devices	121
	<i>NPN Transistors</i>	121
	<i>PNP Transistors</i>	123
	<i>Resistors</i>	125
3.3.4.	Process Extensions	125
	<i>Advanced Metal Systems</i>	126
	<i>Dielectric Isolation</i>	126
3.4	Summary	130
3.5	Exercises	131
4	<i>Failure Mechanisms</i>	133
4.1	Electrical Overstress	133
4.1.1.	Electrostatic Discharge (ESD)	134
	<i>Effects</i>	135
	<i>Preventative Measures</i>	135
4.1.2.	Electromigration	136
	<i>Effects</i>	136
	<i>Preventative Measures</i>	137

4.1.3.	Dielectric Breakdown	138
<i>Effects</i>	138	
<i>Preventative Measures</i>	139	
4.1.4.	The Antenna Effect	141
<i>Effects</i>	141	
<i>Preventative Measures</i>	142	
4.2	Contamination	143
4.2.1.	Dry Corrosion	144
<i>Effects</i>	144	
<i>Preventative Measures</i>	145	
4.2.2.	Mobile Ion Contamination	145
<i>Effects</i>	145	
<i>Preventative Measures</i>	146	
4.3	Surface Effects	148
4.3.1.	Hot Carrier Injection	148
<i>Effects</i>	148	
<i>Preventative Measures</i>	150	
4.3.2.	Zener Walkout	151
<i>Effects</i>	151	
<i>Preventative Measures</i>	152	
4.3.3.	Avalanche-Induced Beta Degradation	153
<i>Effects</i>	153	
<i>Preventative Measures</i>	154	
4.3.4.	Negative Bias Temperature Instability	154
<i>Effects</i>	155	
<i>Preventative Measures</i>	155	
4.3.5.	Parasitic Channels and Charge Spreading	156
<i>Effects</i>	156	
<i>Preventative Measures (Standard Bipolar)</i>	159	
<i>Preventative Measures (CMOS and BiCMOS)</i>	162	
4.4	Parasitics	164
4.4.1.	Substrate Debiasing	165
<i>Effects</i>	166	
<i>Preventative Measures</i>	167	
4.4.2.	Minority-Carrier Injection	169
<i>Effects</i>	169	
<i>Preventative Measures (Substrate Injection)</i>	172	
<i>Preventative Measures (Cross-Injection)</i>	178	
4.4.3.	Substrate Influence	180
<i>Effects</i>	180	
<i>Preventative Measures</i>	180	
4.5	Summary	183
4.6	Exercises	183

5 Resistors 185

5.1	Resistivity and Sheet Resistance	185
5.2	Resistor Layout	187
5.3	Resistor Variability	191
5.3.1.	Process Variation	191
5.3.2.	Temperature Variation	192

5.3.3.	Nonlinearity	193
5.3.4.	Contact Resistance	196
5.4	Resistor Parasitics	197
5.5	Comparison of Available Resistors	200
5.5.1.	Base Resistors	200
5.5.2.	Emitter Resistors	201
5.5.3.	Base Pinch Resistors	202
5.5.4.	High-Sheet Resistors	202
5.5.5.	Epi Pinch Resistors	205
5.5.6.	Metal Resistors	206
5.5.7.	Poly Resistors	208
5.5.8.	NSD and PSD Resistors	211
5.5.9.	N-Well Resistors	211
5.5.10.	Thin-Film Resistors	212
5.6	Adjusting Resistor Values	213
5.6.1.	Tweaking Resistors	213
<i>Sliding Contacts</i>	214	
<i>Sliding Heads</i>	215	
<i>Trombone Slides</i>	215	
<i>Metal Options</i>	215	
5.6.2.	Trimming Resistors	216
<i>Fuses</i>	216	
<i>Zener Zaps</i>	219	
<i>EPROM Trims</i>	221	
<i>Laser Trims</i>	222	
5.7	Summary	223
5.8	Exercises	224

• *Capacitors and Inductors* 226

6.1	Capacitance	226
6.1.1.	Capacitor Variability	232
<i>Process Variation</i>	232	
<i>Voltage Modulation and Temperature Variation</i>	233	
6.1.2.	Capacitor Parasitics	235
6.1.3.	Comparison of Available Capacitors	237
<i>Base-Emitter Junction Capacitors</i>	237	
<i>MOS Capacitors</i>	239	
<i>Poly-Poly Capacitors</i>	241	
<i>Stack Capacitors</i>	243	
<i>Lateral Flux Capacitors</i>	245	
<i>High-Permittivity Capacitors</i>	246	
6.2	Inductance	246
6.2.1.	Inductor Parasitics	248
6.2.2.	Inductor Construction	250
<i>Guidelines for Integrating Inductors</i>	251	
6.3	Summary	252
6.4	Exercises	253

• *Matching of Resistors and Capacitors* 254

7.1	Measuring Mismatch	254
-----	--------------------	-----

7.2	Causes of Mismatch	257
7.2.1.	<i>Random Variation</i>	257
	<i>Capacitors</i>	258
	<i>Resistors</i>	258
7.2.2.	Process Biases	260
7.2.3.	Interconnection Parasitics	261
7.2.4.	Pattern Shift	263
7.2.5.	Etch Rate Variations	265
7.2.6.	Photolithographic Effects	267
7.2.7.	Diffusion Interactions	268
7.2.8.	Hydrogenation	270
7.2.9.	Mechanical Stress and Package Shift	271
7.2.10.	Stress Gradients	274
	<i>Piezoresistivity</i>	274
	<i>Gradients and Centroids</i>	275
	<i>Common-Centroid Layout</i>	277
	<i>Location and Orientation</i>	281
7.2.11.	Temperature Gradients and Thermoelectrics	283
	<i>Thermal Gradients</i>	285
	<i>Thermoelectric Effects</i>	287
7.2.12.	Electrostatic Interactions	288
	<i>Voltage Modulation</i>	288
	<i>Charge Spreading</i>	292
	<i>Dielectric Polarization</i>	293
	<i>Dielectric Relaxation</i>	294
7.3	Rules for Device Matching	295
7.3.1.	Rules for Resistor Matching	296
7.3.2.	Rules for Capacitor Matching	300
7.4	Summary	303
7.5	Exercises	304

8 Bipolar Transistors 306

8.1	Topics in Bipolar Transistor Operation	306
8.1.1.	Beta Rolloff	308
8.1.2.	Avalanche Breakdown	308
8.1.3.	Thermal Runaway and Secondary Breakdown	310
8.1.4.	Saturation in NPN Transistors	312
8.1.5.	Saturation in Lateral PNP Transistors	315
8.1.6.	Parasitics of Bipolar Transistors	318
8.2	Standard Bipolar Small-Signal Transistors	320
8.2.1.	The Standard Bipolar NPN Transistor	320
	<i>Construction of Small-Signal NPN Transistors</i>	322
8.2.2.	The Standard Bipolar Substrate PNP Transistor	326
	<i>Construction of Small-Signal Substrate PNP Transistors</i>	328
8.2.3.	The Standard Bipolar Lateral PNP Transistor	330
	<i>Construction of Small-Signal Lateral PNP Transistors</i>	332
8.2.4.	High-Voltage Bipolar Transistors	337
8.2.5.	Super-Beta NPN Transistors	340
8.3	CMOS and BiCMOS Small-Signal Bipolar Transistors	341
8.3.1.	CMOS PNP Transistors	341
8.3.2.	Shallow-Well Transistors	345

8.3.3.	Analog BiCMOS Bipolar Transistors	347
8.3.4.	Fast Bipolar Transistors	349
8.3.5.	Polysilicon-Emitter Transistors	351
8.3.6.	Oxide-Isolated Transistors	354
8.3.7.	Silicon-Germanium Transistors	356
8.4	Summary	358
8.5	Exercises	358

9 Applications of Bipolar Transistors 360

9.1	Power Bipolar Transistors	361
9.1.1.	Failure Mechanisms of NPN Power Transistors	362
	<i>Emitter Debiasing</i>	362
	<i>Thermal Runaway and Secondary Breakdown</i>	364
	<i>Kirk Effect</i>	366
9.1.2.	Layout of Power NPN Transistors	368
	<i>The Interdigitated-Emitter Transistor</i>	369
	<i>The Wide-Emitter Narrow-Contact Transistor</i>	371
	<i>The Christmas-Tree Device</i>	372
	<i>The Cruciform-Emitter Transistor</i>	373
	<i>Power Transistor Layout in Analog BiCMOS</i>	374
	<i>Selecting a Power Transistor Layout</i>	376
9.1.3.	Power PNP Transistors	376
9.1.4.	Saturation Detection and Limiting	378
9.2	Matching Bipolar Transistors	381
9.2.1.	Random Variations	382
9.2.2.	Emitter Degeneration	384
9.2.3.	NBL Shadow	386
9.2.4.	Thermal Gradients	387
9.2.5.	Stress Gradients	391
9.2.6.	Filler-Induced Stress	393
9.2.7.	Other Causes of Systematic Mismatch	395
9.3	Rules for Bipolar Transistor Matching	396
9.3.1.	Rules for Matching Vertical Transistors	397
9.3.2.	Rules for Matching Lateral Transistors	402
9.4	Summary	402
9.5	Exercises	403

10 Diodes 406

10.1	Diodes in Standard Bipolar	406
10.1.1.	Diode-Connected Transistors	406
10.1.2.	Zener Diodes	409
	<i>Surface Zener Diodes</i>	410
	<i>Buried Zeners</i>	412
10.1.3.	Schottky Diodes	415
10.1.4.	Power Diodes	420
10.2	Diodes in CMOS and BiCMOS Processes	422
10.2.1.	CMOS Junction Diodes	422
10.2.2.	CMOS and BiCMOS Schottky Diodes	423
10.3	Matching Diodes	425
10.3.1.	Matching PN Junction Diodes	425